

# Lowering Effective Dielectric Constant of Ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ Film with an Ultra-Thin $\text{Al}_2\text{O}_3$ Intermediate Layer

Jinyoung Park<sup>1</sup>, Hyunjae Park<sup>2</sup>, Hyunmin Kwun<sup>2</sup>, Eunseok Hyun<sup>2</sup>, Jaehyeong Jo<sup>2</sup>, Jiwan Kim<sup>2</sup>, Wonho Song<sup>3</sup>, Junhyung Kim<sup>4</sup>, and Kibog Park<sup>2,5\*</sup>

<sup>1</sup>*Semiconductor R&D Center, Samsung Electronics, Hwaseong, Gyeonggi-Do 18448, Republic of Korea*

<sup>2</sup>*Department of Physics, Ulsan National Institute of Science and Technology, Ulsan 44919, Republic of Korea*

<sup>3</sup>*LG Display, Paju, Gyeonggi-Do 10845, Republic of Korea*

<sup>4</sup>*Electronics and Telecommunications Research Institute, Daejeon 34129, Republic of Korea*

<sup>5</sup>*Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan 44919, Republic of Korea*

\*kibogpark@unist.ac.kr

Ferroelectricity in  $\text{HfO}_2$ -based thin films has been one of the most active research topics in the semiconductor device area in recent years.  $\text{HfO}_2$ -based films offer several advantages including compatibility with complementary metal-oxide-semiconductor (CMOS) technology, stability of ferroelectricity at sub-10 nm thickness, sufficiently large coercive field, and ease of large-scale integration<sup>[1-3]</sup>. However, the  $\text{HfO}_2$ -based ferroelectric layer deposited directly on a semiconductor substrate as a gate insulator of MOS field effect transistor (MOSFET) can degrade the device performance due to the charge injection from the semiconductor substrate<sup>[4,5]</sup>. Therefore, it is necessary to insert an insulating (dielectric) layer between the ferroelectric layer and the semiconductor substrate to serve as a blocking layer. In the gate stack of metal-ferroelectric-metal-insulator-silicon (MFMISS) structure, a significant difference in dielectric constant between the ferroelectric layer and the insulating layer raises another issue. The much larger dielectric constant of the ferroelectric layer leads to insufficient voltage drop across the layer, necessitating a higher voltage to induce the electric field required for reversing the polarization direction, compared to metal-ferroelectric-silicon (MFS) structure. From the perspective of the insulating layer, the voltage drop across it will be quite excessive to increase the charge trapping probability<sup>[4]</sup>. These trapped charges interfere the field effect generated by the surface polarization charges of the ferroelectric layer, leading to the retention deterioration<sup>[6]</sup>. In order to resolve these issues, a  $\text{HfO}_2$ -based ferroelectric film with a reduced dielectric constant is highly preferential. In this study, we demonstrate an experimental method for reducing the dielectric constant of  $\text{HfO}_2$ -based film while maintaining its robust ferroelectric properties. The key idea is to incorporate a thin  $\text{Al}_2\text{O}_3$  intermediate layer within a  $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$  (HZO) ferroelectric layer to form a tri-layer structure (HZO/ $\text{Al}_2\text{O}_3$ /HZO) with precisely controlled thicknesses by using atomic layer deposition (ALD). We also investigate how the processing conditions of sputtered TiN layer affect the ferroelectric and dielectric properties of the tri-layer structure and a single-layer HZO grown on it. It is found that the tri-layer structure grown on the TiN layer sputtered under Ar-rich environments exhibits an effective dielectric constant lower than that of a single-layer HZO while its ferroelectricity remains almost intact.

## References

- [1] T. B€oscke *et al.*, Appl. Phys. Lett. 99, 102903 (2011).
- [2] J. M€uller *et al.*, Nano Lett. 12, 4318 (2012).
- [3] S. E. Reyes-Lillo *et al.*, Phys. Rev. B 90, 140103(R) (2014).
- [4] Tian F *et al.*, IEEE Trans Electron Devices, 68: 5872–5878 (2021).
- [5] Xiao W *et al.*, Nanoscale Res Lett, 2019, 14: 254 (2019).
- [6] T. P. Ma and J.-P. Han, IEEE Electron Device Letters **23**, 386–388 (2002).